Abstract
Introduction
Traditionally, test methods for digital ICs have focused on fault models that abstract from the defect-specific parameters that affect IC behavior. Such test methods have performed well, but for recent IC designs it is important to consider the actual defect. In particular, low power designs that implement powerand-performance modes using multiple supply voltages (Vdds), as a type of adaptive power management, are challenging to test because of defects with Vdd-dependent behavior. These defects manifest themselves as logic faults only at particular Vdds. If Vdd-dependent behavior is not considered in test generation, this potentially leads to low defect coverage. Furthermore, each new generation of IC manufacturing technology scales down transistor dimensions, resulting in more significant influence from process variation than with older manufacturing technology. For some defects, process variation induces a large set of possible logic faults, which lead to test escape, if process variation is not considered in test generation.
This paper is an extended abstract of the doctoral thesis of Urban Ingelsson [1] (with advisor Bashir M. Al-Hashimi) which won the First Place at TTTC's E.J. McCluskey 2011 Best Doctoral Thesis Award Semi-Finals hosted at European Test Symposium (ETS). Material from [1] has been published in [2] - [5] . Compared to those papers, this paper gives an integrated view of the thesis and provides more experimental results. The contribution of this paper is two-fold, giving foundational work on test methods for solutions in the context of Vdd variations and process variations. The aim is to present proofof-concept to encourage research in variation-aware test.
The first contribution addresses testing for Resistive Bridge Defects (RBDs) and Full Open Defects (FODs) in multi-Vdd ICs. A RBD connects two or more signal nets that should not be connected, as in the example of Figure 1 (a). A FOD separates two IC nodes that should be connected, as in the example of Figure 1 (b). The behavior of these defects depends on Vdd (Section 2). For RBDs, we present an effective MultiVdd Test Generation method (MVTG) that produces Vddspecific test sets to apply test patterns at the Vdd settings where they are most effective (Section 3). For FODs, we present an analysis method to determine the impact of multiple Vdds on defect coverage (Section 4).
The second contribution addresses process variation-aware testing for RBDs. We present a metric called test robustness to replace defect coverage in the presence of process variation (Section 5). Further, we present a process variation-aware test generation algorithm (PVTG) that achieves high test robustness with small test sets (Section 6).
The contributions are the first steps towards development of commercial variation-aware tools to test low power ICs and ICs manufactured in deep-submicron technology. behavior of a RBD depends on the input assignment to the gates that drive the bridged nets, Vdd and R, as well as the logic threshold voltages of the inputs that are connected to the bridged nets. A parametric fault model [6] - [8] identifies the logic behavior and resistance intervals corresponding to logic faults, as we explain using the example of Figure 1 (a).
In the example, the input assignment to the gates that drive A and B is such that A is driven high (Logic-1) and is therefore connected to Vdd, whereas B is driven low (Logic-0) and is connected to ground. A current flows between A and B through the defect, degrading the voltage on both nets. For a gate G, the logic threshold voltage T h is defined in Equation (1) . An input see Logic-1 if the voltage on the input is higher than the input's logic threshold voltage and see Logic-0 otherwise. There are four resistance intervals with different logic behaviors and three of them correspond to the logic faults LF1, LF2 and LF3. A test that detects a logic fault covers the corresponding resistance interval. Equations to calculate the critical resistances CR1, CR2 and CR3 have been presented in [6] . In [8] , the defect coverage for RBDs is given as in Equation (2) . Here, ρ(R) is a probability distribution for the bridge resistance value. CADI (Covered Analog Detectability Interval) is the set of bridge resistance values that can be detected by a given test. GADI (Global Analog Detectability Interval) is the set of bridge resistance values that can cause a detectable logic fault. If all bridge resistance probabilities are equal, a simplification results in Equation (3) .
In [6] and [7] , Vdd-dependent behavior of RBDs was reported. The voltages V(A) and V(B) and the logic threshold voltages Th1, Th2 and Th3 depend on Vdd. Figure 3 should be compared to Figure 2 to see the example with three Vdd settings, Vdd1, Vdd2 and Vdd3. A bridge with a fixed resistance will cause different logic behavior for different Vdds. Consequently, tests should be applied using the Vdd for which they are most effective. Our Multi-Vdd Test Generation (MVTG) method, presented in Section 3 is the first test generation approach to target RBDs with Vdd-specific test sets.
Full Open Defect Model
A Full Open Defect (FOD) breaks a signal net and separates one or more gate inputs from the driving gate. The part of the signal net that is without a driving gate is called the victim net. According to [9] , more than 60% of all opens on metal lines are full opens, and more than 40% of all opens on contacts and vias are full opens. Because of the lack of a driving gate, the voltage on the victim net is floating and cannot be directly controlled. Full opens have been modeled in [10] - [13] such that the victim net voltage depends on three factors. The full open model is illustrated in Figure 1 (b), where net F is disconnected from its driver D and is influenced by two adjacent nets, n and m. Net F is connected to a gate input α. Figure 1(b) shows the capacitances for input α that affect the voltage on net F. Equation (4) gives the voltage on the victim net F. Here, C 1 and C 0 are the sums of the coupling capacitances between the victim net and other nets with Logic-1 and Logic-0, respectively. For example C F GN D in Figure 1 (b) contributes to C 0 . Further, Q trap is charge trapped on the victim net. Given the victim net voltage V F , the logic behavior is determined by the logic threshold voltages for the inputs that are connected to the victim net, as was discussed in Section 2.1. For FODs, the defect coverage metric is given in Equation (5) . In Section 4, we propose a method to analyze the impact of multiple Vdds on FOD coverage. 
Multi-Vdd Test for Bridges
A test generation method for RBDs was presented in [14] . The method determines the set of logic faults F for each possible bridge location b, according to the principles that were discussed in Section 2.1 using Figure 2 . Each logic fault f ∈ F is specified by the input assignment to the gates that drive the bridged nets and the logic values seen by the gate inputs that are driven by the bridged nets. Furthermore, a test that detects f covers an associated resistance interval ri for bridge location b. CADI and GADI are calculated during the test generation process in [14] and used to ensure full defect coverage, i.e. that CADI=GADI. The test generation method in [14] did not consider multiple Vdds, which is the topic of this section.
In testing a multi-Vdd IC, there are three challenges, due to defects that only manifest as faults for particular Vdd settings.
(1) GADI should include detectable bridge resistance for all available Vdd settings. (2) To achieve full defect coverage, it is required to test using more than one Vdd. (3) To achieve a small test set size, the tests should be applied using the Vdd for which they are most effective. I.e. there is a need for Vdd-specific test sets. To address the challenges we presents a Multi-Vdd Test Generation method (MVTG) which generates Vdd-specific test sets while selecting the Vdd setting for each test patterns to efficiently achieve full defect coverage. The defect coverage is determined by extending GADI to Multi-Vdd Global Analog Detectability Interval (MVGADI), see Equation (6) , and CADI to Multi-Vdd Covered Analog Detectability Interval (MVCADI), see Equation (7). Here, T is the set of Vdd-specific test sets, T = ∀V ddi T V ddi . Using MVGADI and MVCADI, calculation of Multi-Vdd Defect Coverage (MVDC) is described in Equation (8) . We assume the probability of all bridge resistance values to be constant.
To explain MVTG, the example from Figure 1 (a) continues in Figure 4 . In Figure 4 (a) a summary of the logic faults from Figure 2 and Figure 3 is given. As has been previously observed [6] , [7] , testing at a low Vdd (Vdd3) causes higher bridge resistance values to manifest as logic faults, than at a high Vdd. Consequently, testing at a low Vdd is more effective. In the example of Figure 4 (a), it would be sufficient to test for LF1, LF2 and LF3 at Vdd3 to cover the complete set of detectable bridge resistance values MVGADI.
However, if logic fault LF1 is undetectable, i.e. no test pattern can exist which would detect it, the scenario would be as in Figure 4 (b). Testing at Vdd3 is not sufficient. Instead, the final test set would be generated based on Figure 4 (c), where LF2 and LF3 are targeted at Vdd3 and LF2 is targeted at Vdd1. A key observation is that selecting logic faults and Vdds to target with test generation is similar to the minimal set covering problem, which is NP-hard but has a known Integer Linear Programming (ILP) formulation that can be solved automatically by an ILP-solver.
The flow of the Multi-Vdd Test Generation method is given in Figure 5 . For details, see [1] . The inputs are a gate library, a netlist, a list of bridge locations and a set of Vdds, as well as logic threshold voltage values for all gate inputs in the gate library. MVTG starts by generating a set of logic faults to consider for each bridge location, along with the corresponding resistance intervals. The generation of logic faults is the same as in Figure 2 , comparing the voltage on the bridged nets with logic threshold voltages. Required is a function for the voltage on the bridged nets as it varies with the bridge resistance and Vdd. For this purpose, MVTG employs a pre-generated database in which such functions are defined for each pair of gates in the gate library. All the resulting logic faults are targeted by ATPG. We had to adapt an ATPG algorithm to activate RBDs and propagate as required by corresponding logic faults. We chose to implement an ATPG based on a SAT-solver for this purpose. ATPG has two results. Firstly it generates a set of test pattern candidates. This corresponds to the logic faults for which ATPG successfully found a test pattern. Secondly it identifies logic faults that are undetectable. As was seen in Figure 4 (b), undetectable logic faults are considered in defining MVGADI. Based on MVGADI, an ILPsolver is employed to select among the test pattern candidates and result in Vdd-specific test sets that together have full multiVdd defect coverage. The test pattern selection for the Vddspecific test sets ensures that the test patterns are applied using the Vdd for which they are effective.
Multi-Vdd Test for Opens
We analyze the Vdd-dependent behavior of FODs, and present an analysis method to determine the impact of multiple Vdds on FOD coverage. The voltage on the victim net F in Table 1 . Parameter values for the example in Table 2 Qtrap 0.14fC C FPBα 0.1fF
of a FOD may depend on Vdd. Such Vdd-dependent behavior was observed in [10] . To determine the impact of the Vdddependent behavior on testing of a Multi-Vdd IC, this section presents a flow for calculating the defect coverage for different Vdds.
To analyze the Vdd-dependent behavior of FODs, consider Figure 1 (b) and the parameter values in Table 1 . These parameter values lead to Vdd dependent behavior when the circuit is simulated using a 0.12µm gate library. Table 2 shows the victim net voltage V F for three Vdd settings, 1.2V, 1.0V and 0.8V and for different logic value assignments on the adjacent nets m and n, as well as the input logic threshold T h α . It can be seen that for one logic value assignment (m:1, n:1) V F is above the logic threshold voltage T h α , independent of Vdd. Similarly, the logic value assignments (m:0, n:1 and m:0, n:0) V F is below the logic threshold voltage for all Vdd settings. However, for m:1, n:0 and Vdd=0.8V, V F > T h α , resulting in Logic-1 as seen by gate input α. For Vdd=1.2V, V F < T h α , resulting in Logic-0. From this, Vdd-dependent behavior is observed. For three out of four possible logic value assignments to the adjacent nets m and n, there is no Vdddependent behavior. As the logic value assignments can be seen as test patterns, this means that only a subset of all possible test patterns are affected by Vdd variation. To determine the impact of multi-Vdd on testing for FODs, it is important to analyze how large that subset is in relation to the total set of possible test patterns. Figure 6 shows our analysis method for studying the Vdddependent behavior of full open defects. The flow is intended Table 2 . V F for logic assignments to m and n, and Vdd settings to be used to determine the number of logic assignments on nets adjacent to the FODs that lead to Vdd-dependent behavior. For each considered FOD location, the method considers all logic assignments to adjacent nets. For each such logic assignment, the method considers all Vdd settings. Given a logic assignment and a Vdd setting, Equation 4 is used to calculate the victim net voltage using the relevant capacitance values. These values can be extracted from a placed and routed IC design using an RC extraction tool. Subsequently, the victim net voltage is compared with the logic threshold voltages of the gate inputs that are connected to the victim net to determine the logic behavior. The process goes on until the full analysis process is completed. Further details on the steps of the flow in Figure 6 can be found in [1] . In Section 7, analysis results for the method are presented.
Process Variation Test Quality Metric
Process variation occurs when in IC manufacturing, some IC process parameters cannot be controlled to have exactly the intended values for the IC design. For current deep-submicron IC manufacturing technology, with transistor lengths <50nm, process variation is a more significant issue than before, since the variations are now of similar magnitude to the nominal process parameter values. In particular, we consider the transistor length L, the transistor width W, the transistor gate oxide thickness TOX and the transistor threshold voltage VT to be the parameters that are most significant to discuss in the context of process variation [15] - [18] . Process variation causes small differences in these parameters from transistor to transistor.
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The result is that ICs of the same design, manufactured with the same process at the same time will be slightly different, also in performance.
Testing in the presence of process variation has been considered in [19] - [23] , mostly in the context of delay fault testing. It has been observed that process variation affects the test quality, so that the test performs well for one IC but has low defect coverage for another IC of the same design and manufacturing process. The problem of testing in the presence of process variation has motivated work in the context of logic testing for bridge defects [24] - [27] . A bridging fault model and a fault simulator taking process variation into account was presented in [24] . The fault model is abstracted from IC parameters and does not consider the resistance of bridge defects. As was seen in Figure 2 , the logic behavior depends on the bridge resistance and therefore the approach in [24] omits an important parameter. In particular, the defect coverage metric for the bridging fault model in Figure 2 will not accurately reflect the impact of detecting logic faults with associated resistance intervals.
Test generation for bridging faults in the presence of variation has been studied in [25] - [27] . According to [25] , [26] , by generating tests for all possible input assignments to the gates that drive the bridged nets, it is not necessary to consider the bridge resistance. A similar approach is taken in [27] . These tests (from [25] - [27] ) do not consider the probability for logic faults to occur and hence these tests target also logic faults that are unlikely to occur. From the above it can be seen that an appropriate metric for test quality in the presence of process variation is lacking. This is the topic of this section. Also, an appropriate process variation-aware test generation method for resistive bridge defects is lacking, which is the topic of Section 6.
In this section, the impact of process variation on resistive bridge defect (RBD) behavior is analyzed to derive a metric for the quality of a test in the presence of process variation. The analysis relies on the RBD model discussed in Section 2.1. Consider that in Figure 2 , the logic fault and the corresponding bridge resistance ranges are determined by the voltage on the bridged nets and the logic threshold voltages of the gates that are driven by the bridged nets. Based on this observation, it is reasonable to discuss the impact of process variation on RBD behavior in terms of shift in gate drive strength and shift in logic threshold voltage. These two types of parameter shift is vital to RBD behavior as can be seen in Figure 7 . In fact, Figure 7 (a) shows the same example as in Figure 2 , but here process variation has affected the inverter that drives net A high, so that it has a higher drive strength. In a typical inverter this could correspond to a PMOS transistor with a wider channel. As can be seen from Figure 7 From the above, it is reasonable to say that process variation impacts RBD behavior by affecting the drive strength of gates and the logic threshold voltage of gate inputs. Consequently, process variation can be modeled as a large set of parameter value configurations specifying the drive strength and logic threshold voltage parameters for gates that are involved in the behavior of a RBD. However, the probability for a parameter to have a certain values varies. After all, the nominal parameter value is the most likely parameter value. Parameter values further away from this value, are less likely to occur. The parameter value probability distribution is derived by SPICE simulations while varying the parameters. Table 3 carries on the example from above by detailing ten parameter value configurations c0 to c9 that specify the values for the logic threshold voltages Th1, Th2 and Th3, and the parameter marked V(A,R=0Ω). The parameter value configurations can be seen as different instances of the same IC design, manufactured in the presence of process variation. For simplicity, instead of the gate drive strength of the inverter and the AND-gate that drive A and B, Table 3 details V(A) for a bridge resistance of 0Ω, since this value is directly dependent on the drive strengths of the inverter and the ANDgate. The two bottom rows of Table 3 gives the mean µ and the standard deviation σ for the probability distributions for the parameter values, assuming a Gaussian distribution. By conducting SPICE simulations of gates while varying L, W, TOX and VT for the transistors according to Gaussian distributions, we have seen that the probability distribution for logic threshold voltage tends to be similar to Gaussian.
In similar experiment to determine the probability distribution for a gate's drive strength, the observation was not quite a Gaussian distribution. In this study we have nonetheless used a Gaussian distribution as a simplification. This simplification is acceptable considering that the purpose here is to compare parameter value configurations with regard to their probability. This comparison does not have to be exact, as long as we can differentiate likely parameter value configurations from less likely parameter value configurations. The column marked P (c) in Table 3 gives the probability for the parameter value configurations. It is the product of the individual parameter value probabilities for Th1, Th2, Th3 and V(A,R=0Ω), assuming such within-die process variation that causes the parameter values to be independent. The column marked DC shows the defect coverage for the bridge in Figure 1 (a), calculated with Equation (9) considering the effect of the parameter value configurations (c in the Equation).
We propose the metric Test Robustness for the quality of a test in the presence of process variation. Test robustness is defined in Equation (10), for a bridge location b, a test T and a large set of parameter value configurations P P , such that the probability P (c) is given for each c ∈ P P . In the context of the example in Table 3 , test robustness can be calculated by summing the product of P (c) and DC for all the parameter value configurations and dividing by the sum of the P (c) column, as is done below Table 3 . It can be seen that test robustness is actually weighted average defect coverage, where the weight is the probability P (c) for each parameter value configuration. Test robustness is defined in Equation (10) for each bridge location. To define a metric for the set B of all the potential bridge locations in an IC, we use the weighted average test robustness W A(T ), where the weight w(b) is the probability for a bridge defect to occur at bridge location b. This probability can be based on values from RC extraction on a placed and routed IC design. In principle, the total amount of coupling capacitance between two nets reflect how far from each other they are routed and this is correlated to the probability for a bridge to occur between the two nets.
Process Variation-Aware Test for Bridges
To ensure high test quality for RBDs in the presence of process variation, we propose a Process Variation-Aware Test Generation method (PVTG). The flow of PVTG is shown in Figure 8 . The key idea behind PVTG is not to target all logic faults, but to target particularly the logic faults that are most probable to occur, because they are induced by parameter value configurations with high probability, and because they correspond to large bridge resistance intervals. For this reason, PVTG starts (Phase I, step (1) in Figure 8 ) by preparing all the logic faults that can occur for a large set of parameter value configurations P P . The logic faults to target with test generation can be identified by employing a modified form of the test robustness metric called Incremental Robustness Contribution (IRC), such that the logic fault with the highest IRC should be targeted by test generation. In step (2) of Phase I of PVTG (Figure 8 ), this incremental robustness contribution is calculated for each bridge location b and each logic fault f as shown in Equation (12) . Here, RR(b, f, c) stands for Remaining Resistance and is initially the resistance interval for f on bridge b given parameter value configuration c. As PVTG proceeds, RR is adjusted to reflect only the set of bridge resistance values that are not detected by the generated test set. This way, IRC will be useful to determine the logic fault to target by test generation and avoid targeting logic faults for which the resistance interval has already been covered by test patterns for other logic faults.
Phase II of the PVTG method, shown in Figure 8 , describes the steps to generate test patterns. The procedure of Phase II is to iteratively select bridge locations (step (4)) and logic faults (step (5)) to target and generate corresponding test patterns (step (6)), until a target for the weighted average test robustness is achieved (step (3)). The remaining resistance RR is updated several times during the PVTG process as a part of step (7) . Each new test pattern from step (6) covers some bridge resistance intervals, corresponding to the logic faults that it detects. Since the resistance intervals for such logic faults may overlap with resistance intervals for not-yet-detected logic faults, the remaining resistance RR for such not-yet-detected logic faults should be updated. This takes place in step (7) while calculating the incremental robustness contribution.
Step (8) calculates the weighted average test robustness WA to enable comparison with the required target in step (3). For more details on the steps of PVTG, see [1] .
The PVTG method ensures high test quality in the presence of process variation by generating a test set that achieves a given weighted average test robustness target. By adjusting this target, an engineer that uses PVTG can make a trade off between test quality and test set size.
Experiments
To demonstrate and evaluate our proposed methods, the MultiVdd Test Generation (MVTG) for resistive bridge defects (RBDs), the analysis method for the impact of multi-Vdd on testing full open defects (FODs), the test robustness metric for test quality in the presence of process variation for RBDs and the Process Variation-aware Test Generation (PVTG) for RBDs, we have performed experiments on ISCAS85 and ISCAS89 benchmarks using a 0.12µm gate library for multiVdd related experiments and a 45nm gate library for process variation-related experiments.
We have taken steps to make our experiments realistic by identifying defect locations based on RC extraction from placed-and-routed IC designs and by integrating our tools into an automatic tool flow based on commercial EDA tools. An overview of this automatic tool flow is given in Figure 9 . In Figure 9 (a) it is shown that from an IC design, a gate library and a set of Vdds, our tool flow produces a gate-level netlist (by synthesis), data on the coupling capacitances between the nets of the IC (from place-and-route and RC extraction) and lists of realistic bridge and open defect locations. Furthermore, by characterizing the gate library for the set of Vdds using SPICE simulations of individual gates and pairs of gates, we get data on the logic threshold voltages for the inputs of the gates and we build a database for the function that describes how the voltage on bridged nets depends on the bridge resistance. All these products of the tool flow in Figure 9 (a) are inputs to the presented methods. This is shown for test generation methods in Figure 9 (b) and for analysis and metric calculation tools in Figure 9 (c). All the tools have three inputs that are not shown in Figure 9 (b) and Figure 9 (c) to keep the figures readable, namely a gate-level netlist, a gate library and logic threshold voltages for the gate inputs in the gate library. Note that PVTG requires process variation statistics and a weighted average test robustness target. Process variation statistics is also required for test robustness calculation. In Figure 9 (b), a post-processing step to MVTG is shown, which was not discussed previously in this paper. The post-processing step performs extensive fault simulation of the test patterns of the Vdd-specific test sets, to identify unnecessary test patterns and reduce the size of the Vdd-specific test sets. Furthermore, as seen in Figure 9 (b), it is possible to give a test set (generated by a commercial ATPG) to MVTG, which will add Vdd-specific test patterns to the test set to achieve full multi-Vdd defect coverage. In Figure 9 (c), a multi-Vdd fault simulator for RBDs is shown, which was not discussed previously in this paper. This fault simulator processes logic faults and their resistance intervals according to the principles described in Section 2.1 and calculates the multiVdd defect coverage for a given test set. For more details on the tools, see [1] . From Table 4 it can be seen that MVTG produces Vdd-specific test sets, where the majority of test patterns are assigned to the test set for the lowest Vdd, where they are most effective. It can also be seen that when MVTG has assigned test patterns to TS2 or TS3, those test sets are required to achieve full defect coverage. While the post-processing step is somewhat effective in reducing the test set size, an alternative method to achieve a low test set size is to employ a commercial ATPG and top-up its test set using MVTG. In some cases this results in a drastic reduction in the total number of test patterns, as can be seen by comparing the two columns marked Sum #tps.
Multi-Vdd Experiments on Bridges

Multi-Vdd Experiments on Opens
To analyze the impact of Vdd-dependent behavior of Full Open Defects (FODs) on testing multi-Vdd ICs, we have studied some ISCAS85 and ISCAS89 benchmark designs and the results are shown in Table 5 . The second column shows the number of FODs in each design. The third column shows the number of FODs that showed Vdd-dependent behavior for at least one logic assignment to adjacent nets. The relative amount of such defects is given within parenthesis. To study Vdd-dependent defects further, we introduce the concept Vdd Dependency Factor (VDF). Here, V DF d for a defect d is the ratio of logic assignments that give Vdd-dependent behavior to the total number of possible logic assignments. As can be seen from Table 2 , the FOD in Figure 1 (b) has VDF 0.25 because only one out of four logic assignments caused Vdd-dependent behavior. A defect with VDF 0 has no Vdddependent behavior. A VDF of 1 means that Vdd is decisive for the logic behavior in the presence of the defect, independent of logic assignments to adjacent nets. Since the logic assignments can be seen as test patterns, a low VDF indicates that there are several test patterns to choose from to predictably detect the FOD independent of Vdd. Consequently, for FODs with high VDF it is likely that test patterns detect the defect for some Vdd settings but not for others. In Table 5 , the columns marked Vdd dep. factor shows the average and maximum VDF for the defects. It can be seen that most defects have low VDF and it is unlikely that they should cause tests to have Vdddependent quality. However, the highest VDF seen is 0.75 (for C880). This is a defect for which there is Vdd-dependent logic behavior for three out of four test patterns.
We also fault-simulated 1000 pseudo-random test patterns on the designs and calculated the FOD coverage for three Vdd settings Vdd 1.2V, 1.0V and 0.8V, as marked in the table. Even with pseudo-random test patterns, the defect coverage is high, indicating that most FODs are easy to detect. In three cases, which are underlined, it can be seen that the FOD coverage is Vdd dependent. However, the impact is small. We do not see any trend towards any particular Vdd setting which makes test application more effective than any other Vdd setting.
With proper analysis such as our work, test patterns can be selected to detect defects independent of the Vdd setting. In the benchmarks that we have studied, such efforts would lead to small improvements of FOD coverage. 
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Experiments on Process Variation
We performed experiments to demonstrate the test robustness metric and the Process Variation-aware Test Generation (PVTG). We used a 45nm gate library and the process variation statistics from Table 6 , which specifies for Vdd, W, L, TOX and VT, the mean value (marked µ) and the standard deviation (marked σ) for each parameter. For each parameter, we have used a standard deviation of about 10% of the mean, which is to be considered as a significant process variation. Here, N and P stands for NMOS and PMOS transistors respectively. From the variation statistics, we calculate the probability distribution for logic threshold and gate drive strength parameter values, which forms an input to the test robustness metric and PVTG. Table 7 gives the experimental results for test robustness calculation and PVTG for a set of ISCAS85 and ISCAS89 benchmark designs. For each design, the number of gates and the number of considered bridge locations are given. For the columns with the heading Variation-Unaware Test Generation, we generated a test set based on nominal process parameter values, without consideration of process variation, and studied how it performed without and with process variation. The test set size is given by the column #tps. Under Nominal Parameters, i.e. without process variation, the number of possible logic faults from the RBDs is marked by Domain. The number of these logic faults that are detected by the test set is marked by #DFs (Detected Faults). Note that for RBDs, it is not required to detect all possible logic faults, but to cover all the detectable bridge resistance. The variation-unaware test sets achieve high fault coverage (not shown in Table 7 ) when there is no process variation. However with process variation, the number of possible logic faults (the Domain) increases drastically. Also the number of detected faults (#DFs) increase.
The tests accidentally detect other logic faults than what was targeted in test generation. However, many process variation induced logic faults are not detected. The weighted average test robustness W A(T ) for the variation-unaware test set ranges from 0.899 (for S838) to 0.992 (for C3540). This shows that a variation-unaware test set that has high defect coverage without process variation, may have low test quality and test escapes when applied in the presence of process variation.
To ensure high weighted average test robustness, PVTG can be employed. In Table 7 
Conclusion
We have highlighted and addressed the challenges to manufacturing test that comes from the introduction of multi-Vdd IC design (for adaptive power management) and from process variation. We present foundational work to establish variationaware test, by analyzing testing with two important defect types with Vdd-dependent behavior, namely resistive bridge defects and full open defects. While there are similarities in the mechanism that causes Vdd-dependent behavior in the two defect types, the challenges for resistive bridges are more severe, in terms of Vdd-dependent defect detection. Therefore, we developed and implemented Multi-Vdd Test Generation (MVTG) for resistive bridge defects and demonstrated in experiments on realistic defects and ISCAS85 and -89 benchmarks that multi-Vdd ICs can be tested using MVTG with high defect coverage.
To determine the impact of process variation on testing for resistive bridge defects, we developed the test robustness metric and used it to highlight that tests generated without consideration of process variation result in test escapes. 
